AMENDMENTS TO THE CLAIMS

1. (CURRENTLY AMENDED) An apparatus comprising:

a processor (i) configured to operate at a first data rate in response to a first clock signal and (ii) having a first bus interface unit to communicate on a system bus;

an interface circuit having (A) a state machine and (B) a second bus interface unit to communicate on said system bus, said interface circuit being configured to (i) operate at a second data rate in response to a second clock signal and (ii) convert data received from said processor over ~~a~~ said system bus from said first data rate to said second data rate; and

a first memory (i) having a plurality of banks ~~(i)~~, (ii) coupled to said interface circuit and ~~(ii)~~ (iii) configured to present/receive said data to/from said interface circuit ~~system bus~~ at said second data rate, wherein said state machine is configured to precharge and close all of said ~~plurality of~~ banks prior to a refresh cycle being performed.

2. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said first clock signal and said second clock signal are independently generated.

3. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said second clock signal is generated in response to said first clock signal.

4. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein state machine is configured to control the conversion between said first data rate and said second data rate.

5. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein said apparatus provides paging to said first memory.

6. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein said processor comprises (i) a central processing unit (CPU) and ~~a bus interface~~ a memory control unit~~, wherein said CPU~~ that communicates with a second memory ~~said system bus through said bus interface unit~~.

7. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein said interface circuit further comprises a bi-directional first-in-first-out buffer configured to transfer said data between ~~a~~ said second bus interface unit and~~, wherein~~ said state machine ~~is configured to communicate with said system bus through said bus interface unit~~.

8. (CANCEL)

9. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein said interface circuit is configured to minimize access requests to said first memory.

10. (CURRENTLY AMENDED) An apparatus comprising:

processor means for (i) operating at a first data rate in response to a first clock signal and (ii) having a first bus interface unit to communicate on a system bus;

interface means having (A) a state machine and (B) a second bus interface unit to communicate on said system bus, said interface means configured for (i) operating at a second data rate in response to a second clock signal, and (ii) converting data received from said processor means over ~~a~~ said system bus from said first data rate to said second data rate; and

memory means (i) having a plurality of banks ~~for (i) coupling~~, (ii) coupled to said interface means and ~~(ii)~~ (iii) presenting said data to/from said ~~system bus~~ said interface means at said second data rate, wherein said state machine is configured to precharge and close all of said plurality of banks prior to a refresh cycle being performed.

11. (CURRENTLY AMENDED) A method for paging to a memory comprising the steps of:

(A) operating a processor at a first data rate in response to a first clock signal, said processor communicating on a system bus through a first bus interface unit;

(B) operating an interface circuit at a second data rate in response to a second clock signal, said interface circuit communicating on said system bus through a second bus interface unit;

(C) converting data received from said processor over ~~a~~ said system bus from said first data rate to said second data rate in said interface circuit;

(D) operating ~~a~~ said memory (i) having a plurality of banks, (ii) coupled to said interface circuit and ~~for~~ (iii) presenting/receiving said data to/from said interface circuit ~~system bus~~ at said second data rate; and

(E) precharging and closing all of said plurality of banks prior to a refresh cycle being performed.

12. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein said processor includes a direct memory access engine and said apparatus provides a delay when said direct memory access engine is not ready to present/receive said data to/from said first memory during a read/write operation.

13. (PREVIOUSLY PRESENTED) The apparatus according to claim 12, wherein said interface circuit comprises a control status register having a completion bit which indicates that said apparatus is ready to begin a new read/write operation.

14. (CURRENTLY AMENDED) The apparatus according to claim 13, wherein said apparatus is ready to begin ~~a~~ said new read/write operation to/from said first memory when said completion bit is cleared.

15. (PREVIOUSLY PRESENTED) The apparatus according to claim 14, wherein a direct memory access upper bound register is set in response to said completion bit being cleared.

16. (CURRENTLY AMENDED) The apparatus according to claim 15, wherein a direct memory access lower bound register is set depending on whether said apparatus is performing the read/write operation to/from said first memory.

17. (PREVIOUSLY PRESENTED) The apparatus according to claim 16, wherein said direct memory access engine is configured to perform (i) a write operation when said direct memory access lower

bound register is clear and (ii) a read operation when said direct memory access lower bound register is set.

18. (PREVIOUSLY PRESENTED) The apparatus according to claim 17, wherein said direct memory access engine is configured to present an interrupt signal to said processor in response to completing a block of transfer during the read/write operation.

19. (PREVIOUSLY PRESENTED) The apparatus according to claim 18, wherein said processor is configured to determine if more blocks are needed to be transferred during the read/write operation.

20. (PREVIOUSLY PRESENTED) The apparatus according to claim 19, wherein said completion bit is set if there are no more blocks needed to be transferred during the read/write operation.

21. (PREVIOUSLY PRESENTED) The apparatus according to claim 13, wherein said control status register includes a direction bit configured to indicate (i) a write operation when said direction bit is clear and (ii) a read operation when said direction bit is set.